

** Drawn with the assumption that our adder and subtractor modules here are representing our 16 bit hierarchical adder implementation as per our CLA diagram sketch.

